

# Low-power Wave Union TDC in FPGA for mu2e

Wu, Jinyuan

Fermilab

Mar. 2011




## Introduction

- A 16-channel Wave Union TDC firmware has been implemented in an Altera Cyclone III FPGA device (EP3C25F324C6N, \$73.90) and has been tested on a Cyclone III evaluation card.
- The same device can fit 32 channels.
- Low-power design practice has been applied for applications in vacuum.
- Typical  $\Delta t$  RMS resolution between two channels: 25-30 ps.




# The Hardware: Cyclone III Evaluation Card




- The chip placed diagonally is the FPGA ((EP3C25F324C6N).
- The inputs come from the HSMC connector on the right.
- Hit data are stored in a RAM chip (1MB, approx. 120k hits).
- Data are read out via the USB to the host computer.

# The Cyclone III Evaluation Card + Adapter Card



- The 16 input channel in LVDS are connected to the adapter card on the right.


# Block Diagram of 16 Channels



- The hit time for each of the 16 channel inputs is digitized and encoded.
- Data from 4 channels are buffered and data from 4 groups of 4 channels are merged together.
- Raw hit times are converted to fine time through automatic calibration block.
- Data from all 16 channels are buffered and sent out via 4 pairs of LVDS ports @250 M bits/s.

# Output Raw Data and Typical Delta T Histogram Between Two Channels


00003C  
C064A6  
F064B8  
C07CA4  
F07CB4  
C094A0  
F094B0  
C0AC9C  
F0ACAC  
C0C497  
F0C4A8  
C0DC91  
F0DCA2



■ RMS of this histogram is 25 ps.

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH[3..0]				Coarse Time, LSB=4ns, TC[11..0]=96--4095, full range = 4000*4ns=16us												Fine Time, LSB=4000 ps/256=15.625ps							

# Resolution at Different Time Delay



- Typical RMS resolution is 25-30 ps.
- Measurements with cleaner power (diamonds) is better than noisy power (squares).

# Specifications

RMS Resolution (Delta T between two channels)	30 ps
Same channel re-hit time interval	64 ns
Temporary buffer capacity	128 hits/(4 ch)/(16 us)
LVDS output port rate:	250 M bits/s/port
Output capacity in each LDVS output port:	128 hits/(16 ch)/(16 us)
Number of LVDS output ports:	1, 2, 3, 4/(16 ch)




An aerial photograph of a golf course. The course features a large, winding green fairway and a prominent sand trap in the center. A clubhouse with a distinctive white, curved roof is situated on the right side of the image. The surrounding area includes various fields, trees, and some residential or commercial buildings in the distance. The text "The End" is overlaid in a blue box in the top left corner, and "Thanks" is overlaid in a blue box in the middle left area.

The End

Thanks




# The Hardware: Cyclone III Evaluation Card



- The architecture for each of the 16 channels inputs is designed and optimized.
- Data from 4 channels are buffered and data from 4 groups of 4 channels are merged together.
- Raw hit times are converted to fine time through automatic calibration block.
- Data from all 16 channels are buffered and sent out via 4 pairs of LVDS ports @250 M bits/s.

# TDC Implemented with FPGA



## TDC Using FPGA Logic Chain Delay




- This scheme uses current FPGA technology ☺
- Low cost chip family can be used. (e.g. EP2C8T144C6 \$31.68) ☺
- Fine TDC precision can be implemented in slow devices (e.g., 20 ps in a 400 MHz chip). ☺





# Two Major Issues In a Free Operating FPGA




1. Widths of bins are different and varies with supply voltage and temperature.
2. Some bins are ultra-wide due to LAB boundary crossing




# Auto Calibration Using Histogram Method



- It provides a bin-by-bin calibration at certain temperature.
- It is a turn-key solution (bin in, ps out)
- It is semi-continuous (auto update LUT every 16K events)




# Good, However



- Auto calibration solved some problems 😊
- However, it won't eliminate the ultra-wide bins ☹️

# Cell Delay-Based TDC + Wave Union Launcher



The wave union launcher creates multiple logic transitions after receiving a input logic step.

The wave union launchers can be classified into two types:


- Finite Step Response (FSR)
- Infinite Step Response (ISR)

This is similar as filter or other linear system classifications:


- Finite Impulse Response (FIR)
- Infinite Impulse Response (IIR)




# Wave Union Launcher A (FSR Type)




## Wave Union Launcher A: 2 *Measurements/hit*



# 1: Unleash



# Sub-dividing Ultra-wide Bins




Device: EP2C8T144C6

## Plain TDC:

- Max. bin width: 160 ps.
- Average bin width: 60 ps.

## Wave Union TDC A:

- Max. bin width: 65 ps.
- Average bin width: 30 ps.




# More Measurements

- Two measurements are better than one.
- Let's try 16 measurements?




# Wave Union Launcher B (ISR Type)




The timing diagram shows three input signals (A, B, C) and the output signal (Y). The output Y is the logical OR of A, B, and C. The logic circuit below implements this using three 2-input NAND gates and one 3-input NAND gate. The inputs A, B, and C are connected to the three 2-input NAND gates. The outputs of these three NAND gates are connected to the three inputs of the 3-input NAND gate. The output of the 3-input NAND gate is the final output Y.

1 Hit  
16 Measurements  
@ 400 MHz



# Delay Correction




The raw data contains:

- U-Type Jumps: [48-63]→[16-31]
- V-Type Jumps: other small jumps.
- W-Type Jumps: [16-31]→[48-63]

## Delay Correction Process:


- Raw hits  $TN(m)$  in bins are first calibrated into  $TM(m)$  in picoseconds.
- Jumps are compensated for in FPGA so that  $TM(m)$  become  $T0(m)$  which have a same value for each hit.
- Take average of  $T0(m)$  to get better resolution.





$$t_{0av} = \frac{1}{16} \sum_{m=0}^{15} t_0(m)$$

The processes are all done in FPGA.

# The Test Module



## Test Result NIM Inputs




BNC adapters to add  
delays @ 140ps step.



NIM/  
LVDS

NIM/  
LVDS





# Wave Union?



Photograph: Qi Ji, 2010



---

## Conclusion

- Many things can be done in FPGA beyond our imagination.